| --- Log opened Thu Dec 18 00:00:16 2014 | ||
| maxpaln | stekern: olofk: yes, CTI=000 is essentially redundant - however, the BFM should probably test it for completeness! :-) | 09:57 | 
|---|---|---|
| olofk | maxpaln: Agree | 10:02 | 
| stekern | I agree | 10:02 | 
| stekern | I see that the latency between uk and sweden and uk and finland is about the same ;) | 10:03 | 
| olofk | How come there's always problems with that damn Atlys system? | 10:55 | 
| stekern | because xilinx tools are great at making indeterministic builds | 10:57 | 
| olofk | Amen that | 10:57 | 
| olofk | I'm doing a test build with 14.6 | 10:57 | 
| stekern | I can't reproduce the problem here.. | 10:58 | 
| olofk | Which version? | 10:58 | 
| stekern | Hesham had the exact same problem iirc | 10:58 | 
| olofk | ah ok. I thought it was something similar, but not exactly that | 10:58 | 
| stekern | 14.7 | 10:58 | 
| olofk | I remember that they removed a port from ODDR2 or something like that | 10:58 | 
| olofk | Or disallowed some parameter value | 10:59 | 
| stekern | yeah, it was this: https://github.com/openrisc/orpsoc-cores/commit/2dd93fe0ecff025fadb87a5d99dcc9a868b34aef | 10:59 | 
| stekern | that's sorted out long ago | 11:00 | 
| stekern | this is just xilinx tools randomly failing | 11:00 | 
| olofk | My favorite problem | 11:00 | 
| LoneTech | better than cadence tools randomly failing? | 11:32 | 
| olofk | LoneTech: I suppose this is a general EDA problem | 12:25 | 
| olofk | Any examples of how to instantiate an Altera differential clock output buffer? (like Xilinx obufgds) | 13:16 | 
| olofk | Found a horribly complicated document without any code examples | 13:17 | 
| olofk | ahh. ALT_OUTBUF_DIFF seems to be the one | 13:18 | 
| olofk | Altera I hate you | 14:14 | 
| olofk | This was a lot more complicated than I had anticipated | 14:29 | 
| olofk | They can't seriously expect you to use their shitty GUI to create a simple I/O buffer? | 14:54 | 
| LoneTech | oh, they do. and typically it creates a wrapper module for a trivial instantiation. | 14:56 | 
| olofk | Yeah, I've seen the code. It was completely horrible | 14:56 | 
| olofk | That's at least one area where Xilinx does a better job | 14:56 | 
| _franck__ | you sould read this one: http://opencores.org/forum,OpenRISC,0,5572 | 15:40 | 
| olofk | _franck_: Yeah. I wanted to do something similar a while ago. Having the code in a ROM. Realized it's a bit tricky to make that work in practice | 21:12 | 
| --- Log closed Fri Dec 19 00:00:17 2014 | ||
Generated by irclog2html.py 2.15.2 by Marius Gedminas - find it at mg.pov.lt!